

[Presentation Video](#)

<https://tinyurl.com/RISCVOnlineTutorLinks>

RISC-V® Online Tutor

Proceedings of the International Conference on Remote Engineering and Virtual Instrumentation ([REV2021](#))
Hong Kong (Virtual Conference), Feb21, pp 316-328

Fearghal Morgan¹, Arthur Beretta², Ian Gallivan¹, Joseph Clancy¹, Frédéric Rousseau², Roshan George¹, László Bakó³, Frank Callaly¹

¹ National University of Ireland, Galway, Ireland (NUI Galway)

² Univ. Grenoble Alpes, CNRS, Grenoble INP, TIMA

³SAPIENTIA - Hungarian University of Transylvania, Targu-Mures/Corunca

fearghal.morgan@nuigalway.ie

Awarded Runner-up REV2021 Best Full Paper Award

Access course: register at <https://www.vicilogic.com/register/>

Using  online learning, remote FPGA prototyping and course builder platform

Presentation Overview

- **RISC-V introduction**
- RISC-V Online Tutor course strategy and demo
- vicilogic Online learning, remote FPGA prototyping, course builder
- RISC-V Online Tutor lesson structure and application program demos
- RISC-V Online Tutor user experience and feedback, FPGA usage stats
- Future work (inviting Community participation/collaboration)

About **RISC-V**[®]

- Free, open Instruction Set Architecture (ISA) (Berkeley 2010)
- Growing community (RISC-V International, industry, university)
- Enabling new era of processor innovation
 - through open standard collaboration
 - Freedom in developing extensible software and hardware
- Custom ICs based on RISC-V will enable cost-effective IoT product differentiation
 - Building custom chips becoming practical, due to evolution of electronic design tools, and lower market entry to semiconductor manufacturing industry
 - Sustainable choice for building custom chips, thanks to adoption/promotion by major technology companies, industrial organisations, governments

(Gartner Report, June 20)

RISC-V® Training: Call For Participation

 **RISC-V**® International

riscv.org


- Bare Metal & Real-time OS on RISC-V
- Compliance & Verification
- Debug & Trace
- Formal Specification
- Physical Memory Protection
- The RISC-V Memory Model
- RISC-V Toolchain & Kernel Development

Presentation Overview

- RISC-V introduction
- **RISC-V Online Tutor course strategy and demo**
- vicilogic Online learning, remote FPGA prototyping, course builder
- RISC-V Online Tutor lesson structure and application program demos
- RISC-V Online Tutor user experience and feedback, FPGA usage stats
- Future work (inviting Community participation/collaboration)


Visualising RV32I RISC-V Architecture

Single cycle datapath diagram



[11] John Hennessy/David Patterson

RISC-V® Online Tutor datapath diagram



IF instruction fetch, ID instruction decode, EX execute, address calculation, MEM memory access, WB writeback

RISC-V® Online Tutor: Audience/Strategy


- Target audience
 - Professors/Students, Embedded Systems/IP Developers, Programmers
... interested in RISC-V Fundamentals; what's Inside a RV32I RISC-V processor?
- Integrated training and practice (15 hours online, excluding labs)
- From RISC-V digital logic hardware to C programming
- Lesson strategies
 - Online, self-paced
 - Integrated with remote RISC-V hardware
 - Interactive, learn-by-doing experience, visually-rich
 - Guided-learning, sandboxes, knowledge checks


Course Structure

From RISC-V digital logic hardware to C programming

- A. Front: introduction, resources, references
- B. Tools tutorials
 - Assembly language Venus [7] online simulator
 - Remote RISC-V hardware: program instruction upload, execute, hardware debug
- C. RV32I assembly instruction-by-instruction -- processor hardware support
- D. RV32I RISC-V hardware design-to-prototype (HDL-based), with memory-mapped peripherals, using industry-standard tools / hardware description language (HDL)
- E. Assembly program applications (including games)
- F. Advanced Topics: pipelining/hazards, C-to-assembly

Lesson/Framework Demo

- [Register-immediate](#) instruction 
- Guided lesson
- Browser (**view** on left side) links to remote RISC-V hardware
- Overlays signal widgets on **view**
- * * * highlight active datapaths
- Remote FPGA tower
- Transparent FPGA allocation, FPGA configuration, browser-FPGA interaction



REGISTER-IMMEDIATE INSTRUCTIONS DEMO

32-bit RISC-V processor

Instruction: `instr rd, rs1, imm`

ALU Arithmetic Logic Unit

RB Register Bank x0-x15

x10/x11 LED display

PC assembly instruction	# Notes (default imm format is 00)
0x00 <code>addi x10, x10, 0xca</code>	<code>#x10 = x10 (0) + 0x000000ca = 0x0000ca000</code>
0x04 <code>sllii x10, x10, 12</code>	<code>#x10 = x10 << 12 = 0x000ca000</code>
0x08 <code>addi x10, x10, 0x7e6</code>	<code>#x10 = x10 + 0x7e6 = 0x000ca7e6</code>
0x0c <code>sllii x10, x10, 12</code>	<code>#x10 = x10 << 12 = 0xca7e6000</code>
0x10 <code>addi x10, x10, 7</code>	<code>#x10 = x10 + 7e6 = 0xca7e6007</code>
0x14 <code>addi x11, x0, -1</code>	<code>#x11 = x0 + -1 = 0xffffffff</code>
0x18 <code>addi x11, x10, 0x7ff</code>	<code>#x11 = x10 + 0x7ff = 0xca7e6806</code>
0x1c <code>xori x11, x10, 0x708</code>	<code>#x11 = x10 xor 0x708 = 0xca7e670e</code>
0x20 <code>sraii x11, x10, 8</code>	<code>#x11 = x10 >>(arith) 8 = 0xffca7e60</code>
0x24 <code>sllii x11, x10, 8</code>	<code>#x11 = x10 << 8 = 0xca7e6700</code>

Detailed Course Structure

Section/Topics	Duration (min)
A. Intro, resources, references, application demos	
+ 1. Introduction: RISC-V Processor Architecture & Applications	90
+ 2. Learning Outcomes RV32I RISC-V instruction generator and viewer	
+ 2. RV32I RISC-V instruction generator and viewer	
+ 3. RISC-V references	
+ 4. Tour of vicilogic online learning and prototyping platform	
+ 5. Game application demos (executing on remote RISC-V)	
B. Program execution tools tutorials (simulation/remote hardware)	
+ 5. Assembly programming, simulate, hardware execution and debug	120
C. RV32I assembly instructions and processor architecture support	
+ 6. addi register-immediate	120
+ 7. add/sub register-register	40
+ 8. Register-immediate addi, xori, ori, andi, slti, sltiu	60
+ 9. Register-register add, sub, xor, or, and, slt, sltu	20
+ 10. Constant-shift slli, srli, srli, register-shift sll, srl, sra	35
+ 11. lui load upper immediate	15
+ 12. beq, bne, blt, bge, bltu, bgeu branch	
Program: delay loop	50
+ 13. Program: shift x10 register left each sec lui, add, addi, slli, bne	25
+ 14. Store/load to/from memory sw, sh, sb, lw, lh, lb, lhu, lbu	60
+ 15. auipc add upper immediate to PC	20
+ 16. jal/jalr jump and link	25

Section/Topics	Duration (min)
D. RV32I Processor hardware design (HDL capture-to-prototype), memory-mapped peripherals	
+ 17. IF PCCU/IM, ID DEC/RB, EX EX/ALU, MEM memory, WB writeback	30
+ 18. RV32I Hardware Description Language model capture, simulation, logic synthesis, prototype (remote FPGA)	Major lab
+ 19. Memory-mapped peripheral components applications	45
E. Assembly program applications (game app development)	
+ 20. Functions and stack handling	40
+ 21. Game application development	Major lab
F. Advanced Topics (pipelining/hazards, C-to-assembly)	
+ 22. Pipelined RV32I RISC-V processor architecture, handling hazards	60
+ 23. C program compilation to RISC-V assembly	30

 [Course homepage](#)

Browse course [Contents](#) (top left of browser)





Use [Ask a Question](#) (top right of browser)

Presentation Overview

- RISC-V introduction
- RISC-V Online Tutor course strategy and demo
- **vicilogic Online learning, remote FPGA prototyping, course builder**
- RISC-V Online Tutor lesson structure and application program demos
- RISC-V Online Tutor user experience and feedback, FPGA usage stats
- Future work (inviting Community participation/collaboration)




VICILOGIC Online Learning/Prototyping/Course Builder

- Use remote (FPGA) hardware [3]
- ARM Processing System (controller) and Programmable Logic (PL) (entity)




VICIOLOGIC Online Learning/Prototyping/Course Builder

- Architecture supports [3]
 - Centralised vicilogic FPGA resources
 - Distributed FPGA resources
 - Locally-connected FPGAs



VICILOGIC Online Course Builder Steps



VICILOGIC Online Course Builder Demo

User Design (UD) RTL development

VICILOGIC parse/wrap UD

VIVADO Generate FPGA config bitstream and UD metadata

VICILOGIC Online course builder (admin)

Upload UD project to server

Create User Design view

Create UD lesson step


Include step in course

Execute course step

Demo video: 4-bit counter

Uses lesson in **VICILOGIC** course

Digital Systems Design and FPGA Prototyping: Fundamentals, HDL and EDA tools



Course builder commands

set_text
set_left_text
set_view
write
loop n end_loop
start_batch send_batch

flash_icons stop_flash_icons
wait_for_sigs
knowledge check
allow_view_clicks
stop_view_clicks

Presentation Overview

- RISC-V introduction
- RISC-V Online Tutor course strategy and demo
- vicilogic Online learning, remote FPGA prototyping, course builder
- **RISC-V Online Tutor lesson structure and application program demos**
- RISC-V Online Tutor user experience and feedback, FPGA usage stats
- Future work (inviting Community participation/collaboration)

Memory Store/Load Instructions Demo

- Memory store/load
- Demonstrates
 - Store/load data transfer
 - Signal widget highlighting

Contents
100%
Ask a Question

MEMORY STORE / LOAD (WRITE/READ)

32-bit RISC-V processor

I-Type	imm(11:5)	imm(4:0)	rs1(4:0)	rs2(4:0)	rd(4:0)	opcode(6:0)
R-Type	7(6:0)	rs2(4:0)	rs1(4:0)	f3(2:0)	rd(4:0)	opcode(6:0)
S-Type	imm(11:5)	rs2(4:0)	rs1(4:0)	f3(2:0)	rd(4:0)	opcode(6:0)
U-Type	imm(31:12)/20,10:5	imm(4:3,11)	imm(19:15)	imm(14:12)	rd(4:0)	opcode(6:0)
B-Type	imm(12,10:5)	rs2(4:0)	rs1(4:0)	f3(2:0)	imm(4:1,11)	opcode(6:0)

Load instruction: 00000000
Cyc#: 00000013

debug instr: 00000000

Instruction Memory (IM): 00412583

Register Bank (RB): fd7a6fff

ALU: 00000004

Memory (MEM): fd7a6fff

PCCU: 00000004

memory store / load (write/read)
base address = 0xfc

- This step demonstrates hardware operation for
 - 8 memory store (write to memory) instructions
 - store register x10-x17 data in memory
 - x10-x17 already initialised
 - 8 memory loads (read from memory) instructions
 - load registers x10-x17 from memory

Action

- Click clk widget (flashing black) to execute each instruction
- Toggle rst widget to restart the program
- Click CONTINUE to progress when ready

CONTINUE

IAOE.

IETI

Springer

PHENIX CONTACT

NI

TEXAS INSTRUMENTS

GOLC

REV2021, 24–26 February 2021

Fearghal Morgan

17

5-Stage Pipeline reg-imm Instruction Demo

- 5-stage RV32I pipeline execution instruction **addi x1, x0, 0x35**
- Demonstrates
 - Pipelined register operation
 - Interactive timing diagram
 - Instruction stage execution in pipeline table



Pipeline registers

Timing diagram

PIPELINED PROCESSOR (SINGLE ADDI), PIPELINE CYC TABLE / TIM DIAG



Pipeline table

PC (bvt)	IF	ID	EX	MEM	WB
0					
4					
8					
12					
16					
20					
24					
28					
32					
36					
40					
44					
48					
52					
56					
60					
64					
68					
72					
76					
80					
84					
88					
92					
96					
100					
104					
108					
112					
116					
120					
124					
128					
132					
136					
140					
144					

Timing diagram progression
clk has automatically toggled 5 times
The timing diagram displays signal progression

Game Application Demos

- Game applications
- Assembly language
- Peripherals
 - RNG counter
 - In/out ports
- RISC-V [debug interface](#)
- Future
 - extend peripherals for development of range of low-end embedded applications








Unit-level Component Lessons

Course Section/Topics

D. RV32I Processor hardware design (HDL capture-to-prototype),
memory-mapped peripherals

- + 17. **IF** PCCU/IM, **ID** DEC/RB, **EX** EX/ALU, **MEM** memory, **WB** writeback 30
- + 18. RV32I Hardware Description Language model capture, simulation, logic synthesis, prototype (remote FPGA) Major lab 45
- + 19. Memory-mapped peripheral components applications

Duration (min)



Presentation Overview

- RISC-V introduction
- RISC-V Online Tutor course strategy and demo
- vicilogic Online learning, remote FPGA prototyping, course builder
- RISC-V Online Tutor lesson structure and application program demos
- **RISC-V Online Tutor user experience and feedback, FPGA usage stats**
- Future work (inviting Community participation/collaboration)

User Experience / Feedback

- Course lesson ratings (1-10), 79%–84%, # respondents

End of lesson surveys

FEEDBACK: REG-IMMED (ADDI, XORI, ORI, ANDI, SLTI, SLTIU)
INSTRUCTIONS

1. How effective is the lesson?
1 (low) 2 3 4 5 6 7 8 9 10 (high)








★ ★ ★ ★ ★ ★ ★ ★ ★ ★

Please provide a comment to elaborate your response.

2. How long did you spend completing the lesson?

SurveyMonkey

3. What element(s) of the lessons did you find most useful, and why?



Sep-Dec 2020


User Comments

What element(s) of the lessons did you find most useful?

- "labs and exercises"
- "interactive diagrams / coloured widgets"
- "visualising internal signals and registers"
- "combination of view and lesson text"
- "video demos"
- "breakdown of instruction step-by-step / thorough coverage"
- "sandboxes"
- "knowledge checks and challenges"
- "example assembly program descriptions and demos"
- "worked examples"
- "good flow between reading text and understanding what was happening on hardware"
- "instruction generator/viewer is really useful"
- "star widgets highlighting active datapath (indicating where to look)"
- "signals being shown at the top of the screen (to aid bit-level activity)"
- "good pace. Being able to prove that I know this stuff"


FPGA Usage Stats

- No. of remote FPGA sessions (45 users)
 - 3 week period (Fri 23 Oct–Thu 12th Nov 2020)
 - Each column colour segment highlights the level of configuration/use of a specific FPGA
 - b), c) contribution of individual users
 - a) combined contribution of all users
- 112,000 FPGA configurations since Feb 2018





Future Work

- Collaborate
- Create new courses
- Extend RISC-V peripherals, enabling low-end remote embedded applications
- Continue lesson and browser UI enhancements
- Support Intel FPGAs, Verilog
- Include C-to-assembly compilation tools tutorial




Invitation to Collaborate

- Access courses vicilogic.com/register/
- Available courses vicilogic.com/vicilearn/course/
 -  **RISC-V**® Online Tutor
 - [Digital Systems Design and FPGA Prototyping: Fundamentals, HDL and EDA tools](#)
- Share links with students/colleagues
- Collaborate in assembling distributed, shared remote hardware resources (100s of remote FPGAs)
- Collaborate in creating new interactive, online courses, e.g.,
 - Cache memory design
 - Hardware pixel processing algorithms



Invitation to Collaborate

- Access courses vicilogic.com/register/
- Available courses vicilogic.com/vicilearn/course/
 -  **RISC-V**® Online Tutor
 - [Digital Systems Design and FPGA Prototyping: Fundamentals, HDL and EDA tools](#)
- Share links with students/colleagues
- Collaborate in assembling distributed, shared remote hardware resources (100s of remote FPGAs)
- Collaborate in creating new interactive, online courses, e.g.,
 - Cache memory design
 - Hardware pixel processing algorithms



Thankyou

fearghal.morgan@nuigalway.ie